Abstract-Neural networks present a fundamentally diff'erent model of computation from conventional sequential hardware, making it inefficient for very-large-scale models. Current neu romorphic devices do not yet offer a fully satisfactory solution even though they have improved simulation performance, in part because of fixed hardware, in part because of poor software support. SpiNNaker introduces a different approach, the "neuromimetic" architecture, that maintains the neural optimisation of dedicated chips while offering FPGA-Iike uni versal configurability. Central to this parallel multiprocessor is an asynchronous event-driven model that uses interrupt generating dedicated hardware on the chip to support real time neural simulation. In turn this requires an event-driven software model: a rethink as fundamental as that of the hardware. We examine this event-driven software model for an important hardware subsystem, the previously-introduced virtual synaptic channel. Using a scheduler-based system service architecture, the software can "hide" low-level processes and events from models so that the only event the model sees is "spike received". Results from simulation on-chip demonstrate the robustness of the system even in the presence of extremely bursty, unpredictable traffic, but also expose important model level tradeoffs that are a consequence of the physical nature of the SpiNNaker chip. This event-driven subsystem is the first component of a library-based development system that allows the user to describe a model in a high-level neural description environment and be able to rely on a lower layer of system services to execute the model efficiently on SpiNNaker. Such a system realises a general-purpose platform that can generate an arbitrary neural network and run it with hardware speed and scale. 978-1-4244-9637-2/11/$26.00 ©2011 IEEE interfaces, into larger systems is equally difficult because the entire system must be built from the ground up [7] . Bare hardware without appropriate development tools is in effect useless: there is thus a need for an integrated tool chain for neural hardware.
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An event-driven model of computation, however, requires an equally event-driven software model. This makes the tool support problem particularly acute. Event-driven software is a specialist field with limited tools even at a basic level, and scant literature. Much of the knowledge seems to pass more by word of mouth than by publication. When it is difficult, such as here, to get even standard reference models to run, an understandable reaction of the biological modeller is to express scepticism about the validity of the models the chip implements [8] -because he cannot test it against a model he is familiar with and trusts [9] . To make event-driven neu romorphic chips into a compelling platform for discovering valid biological abstractions, it is therefore critical to have a corresponding development system, providing an abstraction layer that enables direct comparisons against detailed models.
We introduce an event-driven tool chain, built from the ground up to support asynchronous, spiking neural networks on dedicated hardware platforms -an essential for large-scale real-time neural network modelling.
II. EVENT-DRIVEN NEURAL MODELLING

A. Pure Software Simulation
Software simulation of spiking neural networks tends to be slow and may require large computers for detailed simulations on large-scale models [10] . To improve perfor mance, recent software tools have turned to event-driven computing [11] [12] . Most such simulators actually run an event-driven emulation by using a small timestep, record ing events in an event queue, and updating all processes dependent upon the events in the queue at the appropriate timestep [13] . While this improves efficiency over fully synchronous approaches, it still usually requires considerable model abstraction to simulate very large networks.
B. Event-Driven General-Purpose Hardware
The emergence of commercially available general-purpose chip multiprocessors has generated numerous attempts to map various neural algorithms to the hardware. A remarkable early attempt using a processor with strong similarities to SpiNNaker, the Datawave chip [14] , appears not to have been pursued further because of the limited commercial success and eventual disappearance of the hardware. While the increasing ubiquity of standard multicore microprocessors and graphics processors (GPU's) [15] introduces an obvious opportunity to exploit parallelism, these devices use an emphatically synchronous, coherent model. Some approaches attempt to exploit the reconfigurability of field-programmable gate arrays (FPGA's) and were among the first to hint at an event-driven architecture [16] . However, attempts to create reconfigurable or event-driven dynamics do not appear in most cases to have proceeded beyond the design-exploration phase [13] . A severe limitation with FPGA's is the circuit switched architecture, which hampers the ability to create the dense connectivity patterns realistic neural networks require [17] . Even more problematic has been power consumption:
a typical large FPGA may dissipate rv 50W. Thus adapting general-purpose FPGA's for neural networks has been useful for design exploration, but not widely pursued for full-scale modelling [17] .
C. Neuromorphic Hardware
Dedicated "neuromorphic" devices have generated the greatest level of research activity in event-driven models.
An emerging neural data communications standard: Address Event Representation (AER) [18] uses packets that encode the source of the spike as an address and is a proven, efficient way to serialise and then multiplex multiple neural signals onto the same series of lines [19] while making the converters themselves trivial [20] . AER is well established on the way to becoming a defined standard [1], thus making it overwhelmingly the signalling method of choice for future neural designs. Nothing limits AER signalling to mixed signal devices [21] , and thus it can be the basis of a "template" for neural hardware. The system that emerges is a chip containing blocks of configurable functionality, possibly mixed-signal [22] , embedded in a connectivity network using AER signalling, using a standard modelling tool chain that likewise uses an event-driven model: the "neuromimetic" architecture [23] .
III. THE SPINNAKER ASYNCHRONOUS EVENT-DRIVEN ARCHITECTURE
SpiNNaker ( fig. 3) integrates the essential elements of the neuromimetic architecture: a hardware model designed to support flexibility in model exploration while imple menting as many known features of the neural model of computation as possible explicitly in hardware for maximal performance ( [24] ). It would be misleading, however, to consider SpiNNaker simply a neural chip: it is an integrated system involving both hardware and software components.
Here, therefore we provide a brief overview of the chip architecture then discuss the new event-driven tool chain model that is the focus of this work.
A. Hardware Architecture
The SpiNNaker chip is the core building block component of a large-scale system using an array of chips arranged in a 2-dimensional triangular torus topology ( fig. 2 ). Using this diagonal-link topology increases system robustness through the connection redundancy inherent in the toroidal physical topology, while permitting an arbitrary mapping of large scale neural networks to physical chips and links.
SpiNNaker implements the key architectural features us ing a mixture of off-the-shelf and custom components. We identify four features as fundamental to the neuromimetic architecture.
Concurrent Multineuron Processing
SpiNNaker contains multiple (2 in the test chip : Router CAM :
. 
Reconfigurable Structure
SpiNNaker uses a distributed routing subsystem to direct AER packets through the Comms Noe. Each chip has a packet-switching router that handles these packets and distributes them seamlessly to all connected neurons through the GALS interconnect. 
System Level
System Level is, in effect, a hardware-abstraction API that provides high-level system services to Model Level components. A major part of the functionality of system components is to provide a global view of system resources to independently executing processes. The other, even more critical task these services perform is event abstraction:
hiding the low-level details of asynchronous events, and their potential consequences to the overall process flow, from the Model Level. To provide this abstraction layer, we have developed an event queue architecture for System Level components.
Model Level
Model level provides the actual neural models a user runs on SpiNNaker, using, where possible, In this work we focus on an essential System Level compo nent: the service that provides the software implementation of the virtual synaptic channel, linking packet servicing and DMA transfers.
IV. THE SYNAPSE CHANNEL IN SOFTWARE
A. The Synapse Channel Architecture
The subsystem -the "virtual synaptic channel" -that, triggered by an incoming spike, accesses the synaptic data, executes a DMA transfer, and brings the synaptic data into local memory, then stores them back when the update is complete, is one of the critical components of the SpiN Naker execution model. We have previously introduced the hardware model for the synapse channel in [26] , and various algorithms for the synapses themselves in [27] , [28] , [29] . To ensure best performance for packet servicing, we add an additional software queue for incoming packets, with a pair of associated events (also SWI's). These software events integrate directly into the System Level. Libraries implement individual services. Thus, a given model can load only the services it needs. Services them selves are independent modules that simply terminate when complete rather than returning to a "background" process.
B. Model-Level View
Within the synaptic channel, there are 3 relevant services:
RequestDMA, StartDMA, and UpdateWeights. The first two of these are system-level services we introduce to process the incoming packet queue and compute DMA requests.
RequestDMA services the packet queue. When an incoming spike arrives, it simply places the neuron ID and any payload into a queue, then exits to the scheduler with the Request DMA service. This process then dequeues a packet and computes the necessary parameters (in particular, the location in SDRAM of the synaptic data) for the DMA. It then triggers 
V. SIMULATION OF SPIKING MODELS ON SPINNAKER
A. Resilience to Input Bursting
To test the new model under a variety of high-stress conditions we created two scenarios.
In the first scenario we tested the response of the system in the presence of intense traffic with bursting behaviour. We implemented a 500 1 r---�--: To stress test the packet-handling system we adapted the synfire chain model in the following way: we connected 3 pools of 300 neurons each with fixed delays, and stimulated the first population of neurons so to make them all fire together. Fig. 9 shows the results of this test. The activity propagates regularly across the 3 pools, each neuron firing in the same millisecond generating 300 synchronous packets.
The ability of the system to handle this (much-higher-than normal) input rate demonstrates the robustness of the event driven mechanism. Fig. 9 . Simulation of a highly synchronous synfire chain model. The system simulates 3 populations of 300 neurons each. All neurons fire in precise synchrony -a worst-case test for the packet-handling system Thus there is a tradeoff between number of neurons, number of connections per neuron, and peak activity rate, requiring careful pre-instantiation analysis. However, the simple fact that the user is presented with tradeoffs rather than hard model limits is new for hardware, and is one of the dis tinguishing features of the "neuromimetic" architecture as opposed to a traditional "neuromorphic" architecture.
The synapse channel is only one part of the complete SpiNNaker software environment, and is the first component we have transformed from early prototype software using conventional sequential programming into a fully event driven system. We are working on rebuilding the entire soft ware "stack" into an event-driven architecture, with standard interfaces that handle the low-level implementation details transparently to the model and permit a much more general Fig. 12 .
An event-driven framework. The left side is the model space, consisting of callback routines. The right side is the system space, consisting of a scheduler and interrupt-service routines.
system: a system framework for neural models that abstract as much of SpiNNaker system as is not integral to the neural model itself. Running a model on SpiNNaker presupposes a distinct "configuration" phase, necessarily preceding model execu tion. In this phase scalability is a major concern. Our current method uses a packet-based, event-driven approach [31] .
However, at present it loads each chip in turn with indi vidual binaries, which would incur unacceptable overheads in machines of only hundreds of chips. We are working on a method to distribute a high-level description of model functions and data as a generic binary, using a flood-fill mechanism which loads code concurrently onto chips. Even more advanced research is underway to identify appropri ate load and model execution architectures for very-large scale systems of tens of thousands of chips. In addition we continue to work on expanding the neural and synaptic model libraries with a variety of dynamics, using a "plug-in" function pipeline approach.
VII. CONCLUSIONS
We have demonstrated a fully event-driven implementa tion of the software component of the SpiNNaker synapse channel, matching the hardware's event-driven model and insulation of model synapses from the low-level details of data location and access. This implementation is the first component of a systematic programme to create a standard, library-based, event-driven system layer for SpiNNaker de velopment. In light of the complexities of event-driven design and the different model of computation neural networks represent, such a library can be considered almost mandatory for widespread hardware adoption. Steinkraus ([5] ) is gloomy on the prospects for dedicated hardware: "Using dedicated hardware to do machine learning most often ends up in disaster. The hardware is typically expensive, unreliable, without libraries, poorly documented, and obsolete within a few years". With the SpiNNaker library we hope to start to change this, at least for one chip. However just as impor tantly, we are developing a reference methodology for event driven neural hardware development. This is a need just as crucial. Event-driven software design is hard. The literature is thin and scattered. Practitioners are a small community, often relying on empirical knowledge that has become part of the "unwritten folklore" of the field. Into this world the neural modeller, interested in running models rather than relearning programming, enters to face hustration. With the SpiNNaker model we hope to de-mystify development through a standard interface. If future neural hardware will be event-driven, it makes sense that its software environment should also be event-driven.
